

- Operating Voltage Range of 4.5 V to 5.5 V
- Low Power Consumption, 80-μA Max I<sub>CC</sub>
- Typical t<sub>pd</sub> = 12 ns
- ±6-mA Output Drive at 5 V
- Low Input Current of 1 μA Max
- Inputs Are TTL-Voltage Compatible

SN54HCT646...JT OR W PACKAGE SN74HCT646...DW OR NT PACKAGE (TOP VIEW)



- Independent Registers for A and B Buses
- Multiplexed Real-Time and Stored Data
- True Data Paths
- High-Current 3-State Outputs Can Drive Up To 15 LSTTL Loads



NC – No internal connection

### description/ordering information

The 'HCT646 devices consist of bus-transceiver circuits with 3-state outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'HCT646 devices.

Output-enable  $(\overline{OE})$  and direction-control (DIR) inputs control the transceiver functions. In the transceiver mode, data present at the high-impedance port can be stored in either or both registers.

#### **ORDERING INFORMATION**

TA	PACKAGE <sup>†</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – NT Tube		SN74HCT646NT	SN74HCT646NT
–40°C to 85°C	SOIC - DW	Tube	SN74HCT646DW	HCT646
	SOIC - DW	Tape and reel	SN74HCT646DWR	HC1040
	CDIP – JT	Tube	SNJ54HCT646JT	SNJ54HCT646JT
–55°C to 125°C	CFP – W	Tube	SNJ54HCT646W	SNJ54HCT646W
	LCCC – FK	Tube	SNJ54HCT646FK	SNJ54HCT646FK

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



# SN54HCT646, SN74HCT646 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCLS178C - MARCH 1984 - REVISED MARCH 2003

#### description/ordering information (continued)

The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. DIR determines which bus receives data when  $\overline{OE}$  is active (low). In the isolation mode ( $\overline{OE}$  high), A data can be stored in one register and/or B data can be stored in the other register.

When an output function is disabled, the input function still is enabled and can be used to store data. Only one of the two buses, A or B, can be driven at a time.


To ensure the high-impedance state during power up or power down,  $\overline{\text{OE}}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### **FUNCTION TABLE**

		INP	UTS			DAT	A I/O	OPERATION OR FUNCTION
ŌĒ	DIR	CLKAB	CLKBA	SAB	SBA	A1-A8	B1-B8	OPERATION OR FUNCTION
Х	Х	1	Х	Х	Х	Input	Unspecified <sup>†</sup>	Store A, B unspecified <sup>†</sup>
X	X	Χ	<b>↑</b>	Χ	Χ	Unspecified <sup>†</sup>	Input	Store B, A unspecified <sup>†</sup>
Н	Х	1	<b>↑</b>	Х	Х	Input	Input	Store A and B data
Н	Х	H or L	H or L	Χ	Χ	Input disabled	Input disabled	Isolation, hold storage
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus
L	L	Χ	H or L	Χ	Н	Output	Input	Stored B data to A bus
Ĺ	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus
L	Н	H or L	Χ	Н	Χ	Input	Output	Stored A data to B bus

<sup>†</sup> The data-output functions can be enabled or disabled by various signals at  $\overline{\text{OE}}$  and DIR. Data-input functions always are enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.






Pin numbers shown are for the DW, JT, NT, and W packages.

Figure 1. Bus-Management Functions



#### logic diagram (positive logic)



Pin numbers shown are for the DW, JT, NT, and W packages.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$	
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) (see Note 1)	
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	
Continuous current through V <sub>CC</sub> or GND	±70 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DW package	46°C/W
(see Note 3): NT package	67°C/W
Storage temperature range, T <sub>stg</sub>	. −65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. The package thermal impedance is calculated in accordance with JESD 51-7.
  - 3. The package thermal impedance is calculated in accordance with JESD 51-3.



#### recommended operating conditions (see Note 4)

			SN	54HCT6	46	SN	74HCT6	46	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	2		15,	2			V
VIL	Low-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		PA PA	0.8			0.8	V
٧ı	Input voltage		0	7	VCC	0		Vcc	V
Vo	Output voltage		0	5	VCC	0		Vcc	V
t <sub>t</sub>	Input transition (rise and fall) time		Ó	7	500			500	ns
TA	Operating free-air temperature	·	-55		125	-40		85	°C

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DA.	RAMETER	TEST CO	NOITIONS	V	Т	A = 25°C	;	SN54H	CT646	SN74H	CT646	UNIT
FA	PARAMETER TEST CONDITIONS		vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
Vон		VI = VIH or VIL	$I_{OH} = -20 \mu A$	4.5 V	4.4	4.499		4.4		4.4		V
VOH		AL = AIH OLAIL	$I_{OH} = -6 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84		V
V0:		\\. = \\ or \\	$I_{OL} = 20 \mu A$	4.5 V		0.001	0.1		0.1		0.1	V
VOL		$V_I = V_{IH}$ or $V_{IL}$	$I_{OL} = 6 \text{ mA}$	4.5 V		0.17	0.26		0.4		0.33	V
Ιį	Control inputs	$V_I = V_{CC}$ or 0		5.5 V		±0.1	±100		±1000		±1000	nA
loz	A or B	$V_O = V_{CC}$ or 0		5.5 V		±0.01	±0.5	4	±10		±5	μΑ
Icc		$V_I = V_{CC}$ or 0,	I <sub>O</sub> = 0	5.5 V			8	2	160		80	μΑ
∆lcc†	-	One input at 0.5 Other inputs at 0		5.5 V		1.4	2.4	Oya	3		2.9	mA
Ci	Control inputs			4.5 V to 5.5 V		3	10		10		10	pF

<sup>†</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or V<sub>CC</sub>.

# timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		Vaa	T <sub>A</sub> = 2	25°C	SN54H	CT646	SN74H	CT646	UNIT
		Vcc	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
f., .	Clock frequency	4.5 V		31		22		27	MHz
fclock	Clock frequency	5.5 V		36		24		29	IVII IZ
t <sub>w</sub> Pulse duration, CLKBA or CLKAB high or low		4.5 V	16		23	EV.	19		ns
t <sub>W</sub>	Pulse duration, CENDA of CENAB high of low	5.5 V	14		21	Q'	17		110
Ţ.	Output time A hadron Olikapit and badron Olikapit	4.5 V	20		30		25		ns
t <sub>su</sub>	u Setup time, A before CLKAB↑ or B before CLKBA↑		18		27		23		115
Ţ.,	Hold time, A after CLKAB↑ or B after CLKBA↑	4.5 V	5		5		5		no
th	Hold time, A after CLKABT or B after CLKBAT		5		5		5	·	ns

# SN54HCT646, SN74HCT646 **OCTAL BUS TRANSCEIVERS AND REGISTERS** WITH 3-STATE OUTPUTS

SCLS178C - MARCH 1984 - REVISED MARCH 2003

## switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 2)

PARAMETER	FROM	то	V	T,	4 = 25°C	;	SN54H	CT646	SN74H	CT646	UNIT
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
•			4.5 V	31	54		22		27		MHz
f <sub>max</sub>			5.5 V	36	64		24		29		IVII IZ
	CLKBA or CLKAB A c	A or B	4.5 V		18	36		54		45	
	CLNBA OF CLNAB	AOIB	5.5 V		16	32		49		41	
	A or B	B or A	4.5 V		14	27		41		34	no
<sup>t</sup> pd	AUID	D OI A	5.5 V		12	24		37		31	ns
	ona oant	A or B	4.5 V		20	38		57		48	
	SBA or SAB†	AOIB	5.5 V		17	34		51		43	
		A or B	4.5 V		25	49		74		61	no
<sup>t</sup> en	ŌĒ	AUIB	5.5 V		22	44	Ć	67		55	ns
<b>.</b>	ŌĒ	A or B	4.5 V		25	49	$q_{Q}$	74		61	ns
<sup>t</sup> dis	OE	AUIB	5.5 V		22	44	d's	67		55	115
	DIR	A or B	4.5 V		25	49		74		61	20
<sup>t</sup> en	DIK	AUID	5.5 V		22	44		67		55	ns
4	DIR	A or B	4.5 V		25	49		74		61	no
<sup>t</sup> dis	DIR	AUID	5.5 V		22	44		67		55	ns
4.	Any		4.5 V		9	12		18		15	no
t <sub>t</sub>		Any	5.5 V		7	11		16		14	ns

<sup>†</sup> These parameters are measured with the internal output state of the storage register opposite that of the bus input.


#### switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 150 pF (unless otherwise noted) (see Figure 2)

DADAMETED	FROM	то	V	TA	= 25°C	;	SN54HC	T646	SN74H	CT646	LIAUT
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	CLKBA or CLKAB	A or B	4.5 V		24	53		80		66	
t <sub>pd</sub> A or B	CLNDA OI CLNAD	AUID	5.5 V		22	47		52		60	
	A or B	B or A	4.5 V		22	44		67		55	20
	AUIB	BUIA	5.5 V		20	39		60		50	ns
	CDA CADt	A or B	4.5 V		26	55	2	83		69	
	SBA or SAB†	AUIB	5.5 V		24	49	1	74		62	
	ŌĒ	A or B	4.5 V		33	66	37/	100		87	
+	OE	AUID	5.5 V		22	59	0%	90		74	no
<sup>t</sup> en	DIR	A or B	4.5 V		33	66	Q	100		87	ns
	DIK	AUIB	5.5 V		22	59		90		74	
4.	A		4.5 V		17	42		63		53	no
t <sub>t</sub>		Any	5.5 V		14	38		57		48	ns


<sup>†</sup> These parameters are measured with the internal output state of the storage register opposite that of the bus input.

### operating characteristics, T<sub>A</sub> = 25°C


	PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load	50	pF




#### PARAMETER MEASUREMENT INFORMATION





PARAI	METER	RL	CL	S1	S2
	tPZH	1 <b>k</b> Ω	50 pF or	Open	Closed
ten t	tPZL	1 K22	150 pF	Closed	Open
	tPHZ	<b>1 k</b> Ω	50 pF	Open	Closed
<sup>t</sup> dis	tPLZ	1 K22	30 pr	Closed	Open
t <sub>pd</sub> or	t <sub>t</sub>	-	50 pF or 150 pF	Open	Open





VOLTAGE WAVEFORMS
SETUP AND HOLD AND INPUT RISE AND FALL TIMES





VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT RISE AND FALL TIMES

VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

NOTES: A.  $C_L$  includes probe and test-fixture capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub> = 6 ns.
- D. For clock inputs,  $f_{\text{max}}$  is measured when the input duty cycle is 50%.
- E. The outputs are measured one at a time with one input transition per measurement.
- F. tpl 7 and tpH7 are the same as tdis.
- G. tpzL and tpzH are the same as ten.
- H. tpLH and tpHL are the same as tod.

Figure 2. Load Circuit and Voltage Waveforms







ti.com 30-Mar-2005

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN74HCT646DW	ACTIVE	SOIC	DW	24	25	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR Level-1-235C-UNLIM
SN74HCT646DWR	ACTIVE	SOIC	DW	24	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR/ Level-1-235C-UNLIM
SN74HCT646NT	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN74HCT646NT3	OBSOLETE	PDIP	NT	24		TBD	Call TI	Call TI

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE**: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### NT (R-PDIP-T\*\*)

#### PLASTIC DUAL-IN-LINE PACKAGE

#### **24 PINS SHOWN**




NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

# DW (R-PDSO-G24)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated